An Llvm-Ir Datagraph-Based Simulator For Flexible Design Space Exploration Over Accelerator Architectures