Algorithms For An Iil Transistor-Level Logic Simulator