Location Cache Design And Performance Analysis For Chip Multiprocessors